View HD74ALVCH16501_25087.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HD74ALVCH16501
18-bit Universal Bus Transceivers with 3-state Outputs
ADE-205-168A (Z) 2nd. Edition December 1999 Description
Data flow in each direction is controlled by output enable (OEAB and OEBA), latch enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A to B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch flip flop on the low to high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, and CLKBA. The output enables are complementary (OEAB is active high, and OEBA is active low). Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.
Features
* VCC = 2.3 V to 3.6 V * Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25C) * Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25C) * High output current 24 mA (@V CC = 3.0 V) * Bus hold on data inputs eliminates the need for external pullup / pulldown resistors
HD74ALVCH16501
Function Table *3
Inputs OEAB L H H H H H H LEAB X H H L L L L CLKAB X X X H L A X L H L H X X Z L H L H B0 B0
*1 *2
Output B
H : High level L : Low level X : Immaterial Z : High impedance : Low to high transition Notes: 1. Output level before the indicated steady state input conditions were established. 2. Output level before the indicated steady state input conditions were established, provided that CLKAB was high before LEAB went low. 3. A to B data flow is show; B to A flow is similar but uses OEBA, LEBA, and CLKBA.
2
HD74ALVCH16501
Pin Arrangement
OEAB 1 LEAB 2 A1 3 GND 4 A2 5 A3 6 VCC 7 A4 8 A5 9 A6 10 GND 11 A7 12 A8 13 A9 14 A10 15 A11 16 A12 17 GND 18 A13 19 A14 20 A15 21 VCC 22 A16 23 A17 24 GND 25 A18 26 OEBA 27 LEBA 28
56 GND 55 CLKAB 54 B1 53 GND 52 B2 51 B3 50 VCC 49 B4 48 B5 47 B6 46 GND 45 B7 44 B8 43 B9 42 B10 41 B11 40 B12 39 GND 38 B13 37 B14 36 B15 35 VCC 34 B16 33 B17 32 GND 31 B18 30 CLKBA 29 GND
(Top view)
3
HD74ALVCH16501
Absolute Maximum Ratings
Item Supply voltage Input voltage
*1, 2
Symbol VCC VI
Ratings -0.5 to 4.6 -0.5 to 4.6 -0.5 to VCC +0.5
Unit V V
Conditions
Except I/O ports I/O ports
Output voltage
*1, 2
VO I IK I OK IO
-0.5 to VCC +0.5 -50 50 50 100
V mA mA mA VI < 0 VO < 0 or VO > VCC VO = 0 to VCC
Input clamp current Output clamp current Continuous output current
Maximum power dissipation at Ta = 55C (in still air) *3 Storage temperature Notes:
PT Tstg
1 -65 to 150
W C
TSSOP
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. 1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed. 2. This value is limited to 4.6 V maximum. 3. The maximum package power dissipation is calculated using a junction temperature of 150C and a board trace length of 750 mils.
Recommended Operating Conditions
Item Supply voltage Input voltage Output voltage High level output current Symbol VCC VI VO I OH Min 2.3 0 0 -- -- -- Low level output current I OL -- -- -- Input transition rise or fall rate Operating temperature t / v Ta 0 -40 Max 3.6 VCC VCC -12 -12 -24 12 12 24 10 85 ns / V C mA Unit V V V mA VCC = 2.3 V VCC = 2.7 V VCC = 3.0 V VCC = 2.3 V VCC = 2.7 V VCC = 3.0 V Conditions
Note: Unused control inputs must be held high or low to prevent them from floating.
4
HD74ALVCH16501
Logic Diagram
OEAB CLKAB LEAB LEBA CLKBA OEBA A1
1 55 2 28 30 27 3
1D C1 CLK 1D C1 CLK
54
B1
To seventeen other channels
5
HD74ALVCH16501
Electrical Characteristics (Ta = -40 to 85C)
Item Input voltage Symbol VCC (V) *1 VIH 2.3 to 2.7 2.7 to 3.6 VIL 2.3 to 2.7 2.7 to 3.6 Output voltage VOH Min 1.7 2.0 -- -- Max -- -- 0.7 0.8 -- -- -- -- -- -- 0.2 0.4 0.7 0.4 0.55 5 -- -- -- -- 500 10 40 750 A A A A V I OH = -100 A I OH = -6 mA, VIH = 1.7 V I OH = -12 mA, VIH = 1.7 V I OH = -12 mA, VIH = 2.0 V I OH = -12 mA, VIH = 2.0 V I OH = -24 mA, VIH = 2.0 V I OL = 100 A I OL = 6 mA, VIL = 0.7 V I OL = 12 mA, VIL = 0.7 V I OL = 12 mA, VIL = 0.8 V I OL = 24 mA, VIL = 0.8 V VIN = VCC or GND VIN = 0.7 V VIN = 1.7 V VIN = 0.8 V VIN = 2.0 V VIN = 0 to 3.6 V VOUT = VCC or GND VIN = VCC or GND VIN = one input at (VCC-0.6) V, other inputs at V CC or GND Unit V Test Conditions
Min to Max VCC-0.2 2.3 2.3 2.7 3.0 3.0 2.0 1.7 2.2 2.4 2.0
VOL
Min to Max -- 2.3 2.3 2.7 3.0 -- -- -- -- -- 45 -45 75 -75 -- -- -- --
Input current
I IN I IN (hold)
3.6 2.3 2.3 3.0 3.0 3.6
Off state output current
*2
I OZ I CC
3.6 3.6 3.0 to 3.6
Quiescent supply current I CC
Notes: 1. For conditions shown as Min or Max, use the appropriate values under recommended operating conditions. 2. For I/O ports, the parameter I OZ includes the input leakage current.
6
HD74ALVCH16501
Switching Characteristics (Ta = -40 to 85C)
Item Symbol VCC (V) 2.50.2 2.7 3.30.3 Propagation delay time t PLH t PHL 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 Output enable time t ZH t ZL 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 Output disable time t HZ t LZ 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 Input capacitance Output capacitance CIN CIN / O 3.3 3.3 Min 150 150 150 1.2 -- 1.0 1.6 -- 1.3 1.7 -- 1.4 1.1 -- 1.0 1.4 -- 1.1 2.2 -- 1.4 2.0 -- 1.3 -- -- Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- 4.0 8.0 Max -- -- -- 4.8 4.5 3.9 5.7 5.3 4.6 6.1 5.6 4.9 5.8 5.3 4.6 6.3 6.0 5.0 6.2 5.7 5.0 5.3 4.6 4.2 -- -- pF pF Control inputs A or B ports OEBA A ns OEAB B OEBA A ns OEAB B CLK A or B LE A or B ns A or B B or A Unit MHz FROM (Input) TO (Output)
Maximum clock frequency f max
7
HD74ALVCH16501
Switching Characteristics (Ta = -40 to 85C) (Cont)
Item Setup time Symbol t su VCC (V) 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 Hold time th 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 Pulse width tw 2.50.2 2.7 3.30.3 2.50.2 2.7 3.30.3 Min 2.2 2.1 1.7 1.9 1.6 1.5 1.3 1.1 1.0 0.6 0.6 0.7 1.4 1.7 1.4 3.3 3.3 3.3 3.3 3.3 3.3 Typ -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- Max -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- -- CLK "H" or "L" ns LE "H" Data after LE CLK "H" or "L" ns Data after CLK Data before LE CLK "L" Data before LE CLK "H" Unit ns FROM (Input) Data before CLK
8
HD74ALVCH16501
* Test Circuit
See under table 500 S1 OPEN
*1
GND 500
C L = 50 pF
Load Circuit for Outputs Symbol t PLH / t PHL t su / t h / t w t ZH/ t HZ t ZL / t LZ
Vcc=2.50.2V Vcc=2.7V, 3.30.3V
OPEN GND 4.6 V
OPEN GND 6.0 V
Note: 1. C L includes probe and jig capacitance.
9
HD74ALVCH16501
* Waveforms - 1
tr 90 % Input 10 % t PLH Vref 90 % Vref 10 % t PHL tf VIH GND
VOH Output Vref Vref VOL
* Waveforms - 2
tr 90 % VIH GND VIH
Timing Input 10 % tsu
Vref th
Data Input
Vref
Vref GND tw VIH
Input
Vref
Vref GND
10
HD74ALVCH16501
* Waveforms - 3
90 % Vref 10 % t ZL Vref t ZH Waveform - B Vref t HZ VOH - 0.3 V 10 % t LZ tf tr 90 % Vref GND VOH1 Waveform - A VOL + 0.3 V VOL VOH VOL1 TEST VIH Vref VOH1 VOL1
Vcc=2.50.2V Vcc=2.7V, 3.30.3V
VIH
Output Control
2.3 V 1.2 V 2.3 V GND
2.7 V 1.5 V 3.0 V GND
Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Zo = 50 , tr 2.5 ns, tf 2.5 ns. 2. Waveform - A is for an output with internal conditions such that the output is low except when disabled by the output control. 3. Waveform - B is for an output with internal conditions such that the output is high except when disabled by the output control. 4. The output are measured one at a time with one transition per measurement.
11
HD74ALVCH16501
Package Dimensions
Unit : mm
14.00 -0.1 56
+0.3
29 6.10 +0.3 -0.1
1 0.20 +0.1 -0.05
0.50 0.08 M
28
0.15 0.05
0.40 Max 1.20 max 0.05 Min
8.10 0.3 10 Max 0.50 0.1
0.10
Hitachi code EIAJ code JEDEC code
TTP-56D -- --
12
HD74ALVCH16501
Cautions
1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document. 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use. 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support. 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product. 5. This product is not designed to be radiation resistant. 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi. 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.
Hitachi, Ltd.
Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109
URL
NorthAmerica : http:semiconductor.hitachi.com/ Europe : http://www.hitachi-eu.com/hel/ecg Asia (Singapore) : http://www.has.hitachi.com.sg/grp3/sicd/index.htm Asia (Taiwan) : http://www.hitachi.com.tw/E/Product/SICD_Frame.htm Asia (HongKong) : http://www.hitachi.com.hk/eng/bo/grp3/index.htm Japan : http://www.hitachi.co.jp/Sicd/index.htm For further information write to:
Hitachi Europe GmbH Electronic components Group Dornacher Strae 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533 Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX
Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223
Copyright ' Hitachi, Ltd., 1999. All rights reserved. Printed in Japan.
13

▲Up To Search▲

Price & Availability of HD74ALVCH16501

	To Download HD74ALVCH16501 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .